Search 
please enter your... :attiny31

dsPIC30F6013A

High-Performance Modified RISC CPU:
• Modified Harvard architecture
• C compiler optimized instruction set architecture
• Flexible addressing modes
• 84 base instructions
• 24-bit wide instructions, 16-bit wide data path
• Up to 144 Kbytes on-chip Flash program space
• Up to 48K instruction words
• Up to 8 Kbytes of on-chip data RAM
• Up to 4 Kbytes of nonvolatile data EEPROM
• 16 x 16-bit working register array
• Up to 30 MIPs operation:
   - DC to 40 MHz external clock input
   - 4 MHz-10 MHz oscillator input with PLL active (4x, 8x, 16x)
• Up to 41 interrupt sources:
   - 8 user selectable priority levels
   - 5 external interrupt sources
   - 4 processor traps
DSP Features:
• Dual data fetch
• Modulo and Bit-Reversed modes
• Two 40-bit wide accumulators with optional saturation logic
• 17-bit x 17-bit single-cycle hardware fractional/integer multiplier
• All DSP instructions are single cycle
   - Multiply-Accumulate (MAC) operation
• Single-cycle ±16 shift
Analog Features:
• 12-bit Analog-to-Digital Converter (ADC) with:
   - 200 Ksps conversion rate
   - Up to 16 input channels
   - Conversion available during Sleep and Idle
• Programmable Low-Voltage Detection (PLVD)
• Programmable Brown-out Detection and Reset generation
Special Microcontroller Features:
• Enhanced Flash program memory:
   - 10,000 erase/write cycle (min.) for industrial temperature range, 100K (typical)
• Data EEPROM memory:
   - 100,000 erase/write cycle (min.) for industrial temperature range, 1M (typical)
• Self-reprogrammable under software control
• Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
• Flexible Watchdog Timer (WDT) with on-chip low-power RC oscillator for reliable operation